In this paper, we propose an on-chip dc-dc buck converter for fine-grain dynamic voltage scaling (DVS) on a multi-power domain SoC. The proposed circuit converts from the I/O voltage to the required core operating voltage. This regulator is equipped with the programmable output buffer and the switching signal modulator according to the module operating condition. The proposed converter is fabricated with a 65-nm standard CMOS logic process within the area of 5 bonding pads. The maximum power efficiency is over 88%, and the leakage current in the deep stand-by mode is measured only 19 nA.
Introduction
As the transistor size decreases [1], a number of logic modules can be implemented on one chip, called "System on Chip (SoC)". Nowadays, some chip including over 10 power domains has been already proposed [2] . Each module is assigned to a specific and independent power domain through power switch transistors. On the other hand, the "Dynamic Voltage Scaling (DVS)" technique has been also proposed [3] to achieve higher efficiency of energy use, and a number of chip-level implementation examples have been reported [4] [5] . In the previous report [6] , one chip containing a number of logic modules based on the global asynchronous local synchronous (GALS) structure has been proposed. Though the GALS structure, each module can operate with different operating voltage according to the required performance. In other words, each power domain can take its own operating voltage, then voltage tuning at module-level can be done. Corresponding to this situation, on-chip dc-dc converters, which supply the operating voltage to each module, have to operate independently.
Beyond a 90-nm technology, the leakage current of a transistor is now the emergent challenge towards future device process [7] . When a logic module does not operate, the corresponding power supply within a given power domain should be turned off by cutting-off the power switch transistors [8] [9] . It has been demonstrated that super cut off technique [10] is one of the techniques used to reduce drastically the leakage current by using a power switch transistor supplied independently using a charge pump. Due to the presence already of on-chip buck converters in our approach, it could be judicious to combine the power switch of the regulator and the power switch of the super cut off technique in one transistor. The equivalent leakage suppression technique is then more efficient.
Logic Module Operation
Picking up a 65-nm technology SoC based on an asynchronous Network on Chip (NoC) [11] , the power consumption of a logic module was analyzed. Fig. 1 shows the analysis results of power consumption. Each logic module has 3 operation modes: Stand-by mode, Idle mode, Active mode. Operating condition on those modes is summarized in Table 1 . In the stand-by mode, all the operation is stopped to reduce the power consumption. Thus, the stored data in the memory or flip-flop is not maintained. At this moment, the leakage current is the dominant factor of the power consumption. Therefore, the power supply is not needed and the primary objective is to suppress the leakage current. In the idle mode, all stored data in flip-flops and memories have to be maintained while reducing the power consumption. Thus the lowest operating voltage is supplied to maintain the data. The minimum retention voltage is 0.6 V and the output current varies from a few hundreds μA to 1 mA. In the active mode, various operating voltage level can be chosen to achieve the module-level DVS. Current consumption range is from a few mA to 100 mA. With only one on-chip dc-dc converter, it is required to cover the wide output current range including the idle mode and the active mode with high power efficiency. The maximum power efficiency of an ideal linear regulator converting from 2.5 V to 1.2 V is 48% excluding the controller power consumption. The power efficiency of an inductive buck converter should have a better value, higher than 48%.
Design Specification
On the conventional SoC design, two power rails are usually needed for one chip. One is the core power supply and the other is the I/O power supply. A typical
